What is claimed is:

5

10

15

20

25

1. A semiconductor integrated circuit device formed on a semiconductor chip comprising:

an analog voltage processing section for sampling analog voltage in synchronization with a sampling signal and processing the analog voltage;

a PWM driving section for generating a PWM driving signal on the basis of digital processing, to provide a driven section with the PWM driving signal; and

a sampling signal generation circuit for acquiring a variation point of the PWM driving signal from a first level to a second level, wherein the variation point defines a period start point, wherein the variation point is acquired based on a condition that delay time td is shorter than at least a minimum duration of the second level of the PWM driving signal, wherein the delay time td is defined as time from variation of level of the PWM driving signal to actual variation in the passage of current through the driven section, and for providing the analog voltage processing section with a sampling signal at a predetermined point in time when the delay time td elapses from the period start point of the PWM driving signal.

2. The semiconductor integrated circuit device according to claim 1, wherein the sampling signal generation circuit provides the analog voltage processing section with the sampling signal at a point in time when "the delay time td + allowance time ta" elapses from the period start point of the PWM driving signal, wherein the delay time td is shorter than "a minimum duration of the second

level - the allowance time ta", and wherein the allowance time ta is longer than zero.

3. The semiconductor integrated circuit device according to claim 2, wherein the PWM driving section outputs the period start point with respect to each period of the PWM driving signal.

5

10

20

25

- 4. The semiconductor integrated circuit device according to claim 1, wherein the PWM driving section outputs the period start point with respect to each period of the PWM driving signal.
- 5. A semiconductor integrated circuit device formed on a semiconductor chip comprising:

an analog voltage processing section for sampling analog

15 voltage in synchronization with a sampling signal and processing
the analog voltage;

a PWM driving section for generating a PWM driving signal on the basis of digital processing and for providing a driven section with the PWM driving signal; and

a sampling signal generation circuit for setting reference time ts in advance so as to satisfy the following equation:

delay time td < reference time ts ≤ (period of PWM driving
signal - delay time td)</pre>

wherein the delay time td is defined as time from variation of level of the PWM driving signal to actual variation in the passage of current through the driven section,

wherein the sampling signal generation circuit acquires a

variation point of the PWM driving signal from a first level to a second level, the variation point defining a period start point, and also acquires a time width of the second level at the period,

wherein when the reference time ts is longer than the duration of the second level, the sampling signal generation circuit provides the analog voltage processing section with a sampling signal at a point in time when "the reference time ts + the delay time td" elapses from the period start point of the PWM driving signal, and

5

10

20

25

wherein when the reference time ts is shorter than the duration of the second level, the sampling signal generation circuit provides the analog voltage processing section with the sampling signal at a point in time when the reference time ts elapses from the period start point.

6. The semiconductor integrated circuit device according to claim 5, wherein the sampling signal generation circuit sets the reference time ts in advance to satisfy following equation:

(the delay time td + the allowance time ta) < the reference time ts  $\leq$  (the period of PWM driving signal - the delay time td - the allowance time ta)

wherein the allowance time ta is greater than zero, to provide the analog voltage processing section with the sampling signal at a point in time when "the reference time ts + the delay time td + the allowance time ta" elapses from the period start point, when the reference time ts is longer than the duration of the second level. 7. The semiconductor integrated circuit device according to claim 6, wherein the PWM driving section outputs the period start point and the duration of the second level with respect to each period of the PWM driving signal.

5

8. The semiconductor integrated circuit device according to claim 5, wherein the PWM driving section outputs the period start point and the duration of the second level with respect to each period of the PWM driving signal.

10

15

20

25

- 9. The semiconductor integrated circuit device according to claim 5, wherein the PWM driving section outputs the period start point a plurality of times during each period of the PWM driving signal so that sampling is performed a plurality of times in each period.
- 10. A sampling signal generation circuit for generating a sampling signal for an analog voltage processing section based upon a PWM driving signal generated by a PWM driving section, the sampling signal generation circuit comprising:
- a timing device for acquiring a variation point of the PWM driving signal, the variation point being a transition from a first level to a second level, wherein the variation point is acquired based on a condition that a delay time td is shorter than at least a minimum duration of the second level of the PWM driving signal, wherein the variation point defines a period start point of a PWM period defined by the first level and second level of the PWM driving

signal, wherein the delay time td is defined as time from variation of level of the PWM driving signal to actual variation in the passage of current through the driven section; and

a comparator for providing the analog voltage processing section with the sampling signal at a predetermined point in time when the delay time to elapses from the period start point.

5

10

15

20

- 11. The sampling signal generation circuit of claim 10, wherein the sampling signal generation circuit generates the sampling signal also based upon the pulse width of the PWM driving signal.
- 12. The sampling signal generation circuit of claim 11, wherein the comparator is further for generating the sampling signal when an elapsed time from the start point of the PWM period is substantially equal to De when Ds is more than Dp, and for generating the sampling signal when the elapsed time is substantially equal to Ds when Ds is substantially equal to or less than Dp, wherein De is representative of a summation of a reference time ts, the delay time td and an allowance time ta, wherein Ds is representative of a summation of the reference time ts and wherein Dp is representative of the pulse width of the PWM driving signal.
- 13. The sampling signal generation circuit of claim 10,
  25 wherein the sampling signal generation circuit generates the sampling signal a plurality of times in each PWM period.